Lion RISC-V on VELDT FPGA Board

Lion is a formally verified, 5-stage pipeline RISC-V core. Lion targets the VELDT FPGA development board and is written in Haskell using Clash.

You can download Lion here